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Abstract 
Nowadays lots of processing elements should be placed on a 
single chip because of ever complexity of applications. In order 
to connect this number of processing elements, providing a 
interconnection infrastructure is essential. Network on Chip 
(NoC) is used as an efficient architecture for chip 
multiprocessors, which brings a reasonable performance and 
high scalability. A relevant challenge in NoC architectures is 
latency that increased in the presence of network contention. In 
this paper, we utilized virtual channels in buffer structure of 
routers. We calculated end to end latency and link utilization in 
NoCs by considering different numbers of virtual channels 
ranging from 2 to 5. The simulation results show that using 
virtual channels for specified routers in 2D mesh 4x4 decreases 
end to end latency up to 17% . It also improves link utilization 
and throughput significantly. 
Keywords:  Network on Chip, virtual channel, path-based 
contention, latency. 
1. Introduction 
With technology advances, the number of cores 
integrated into a single chip is increasing[1]. Traditional 
infrastructures such as non-scalable buses cannot handle 
the complexity of inter-chip communications. NoC 
(Network on Chip) architectures were appeared as a new 
paradigm of SoC design offering scalability, reusability 
and higher performance [1],[2]. NoC is a set of 
interconnected switches, with IP-cores connected to 
these switches. 
Nowadays, one of the principal research issues that on-
chip interconnection network designers Encountered is 
the network’s performance and efficiency [6]. In other 
words, when the network becomes congested some 
problems such as contention which would be have a 
direct impact on NoC’s delay appeared that should be 
solved. Virtual channels are a solution for contentions 
but the way and the number of them that should be use is  
 
 
 
a significant challenge[4],[5],[8].Different application 
specific NoCs have specified traffic pattern[13]. 
Occasionally, the data flow control of multiple paths may 
overlapped in these traffic patterns. When two or more 
packet contend for one path, congestion appears and as 
said, consequently the network influenced drastically by 
delay. 
This discussion leads us to focus on delay as major 
challenges in data transmitting of specific-application 
NoCs[15]. In this article we proposed a solution by the 
help of virtual channels to reduce delay. 
Generally, in NoC architectures, the global wires are 
replaced by a network of shared links and multiple 
routers transmitting data flows through the cores. As 
said, one of the main problems in these architectures is 
traffic congestion that should be avoided in order to 
optimize the efficiency and performance of NoCs.  
In addition, the contention that created in some special 
simultaneous data flows through the cores and path also 
decreases the network performance, especially latency 
and throughput. We should consider that it is very hard 
to eliminate the contention completely in such networks 
but there are some solutions to control these contentions 
and degrade the bad impact of it on the whole data flows 
and performance in the network[16].  
In this work by considering a special core graph as a 
sample, we use our proposed technique foe specified 
cores that contention would happen in them.In the 
technique proposed in this paper for solving contention 
in NoCs, virtual cannels are used for controlling path-
based contentions. 
The  structure  of  this  article  is  organized  as  follows: 
Section 2 reviews the fundamental  structure of NoC, 
preliminaries are presented in Section 3. Following that, 
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motivational example and an efﬁcient allocation virtual 
channels are proposed for some routers in section 5. 
Experimental results  are  given  and  discussed  in  
Section  6. Finally, concludes the paper. 
2. Fundamental structure of NoC 
NoC architecture consists of three components : routers, 
links and processing elements[14]. as shown in Figure 1 
each router is composed of five input and five output 
ports. One pair of input/output ports is connecting to 
processing element while the other four pairs are 
connected to four adjacent routers in four directions 
(north, south, east and west). Every input port has a FIFO 
buffer and link controller, The purpose of buffers is to 
act as a holding area, enabling the router to manipulate 
data before transmitting it to another router and LC 
controls the empty area in the buffer for coming a new 
packet/flit from neighbor routers. The transferring of 
data between the input and output ports of the switch is 
carried out by the crossbar, whose active connections are 
decided by the arbiter which is a circuit used to make 
decisions which controls the crossbar. 
 
 
 
 
Fig.1. structure of tile (router and processing element) 
 
In this paper, we consider a 2-D mesh as our topology 
with XY routing where the packet is first routed on the X 
direction and then on the Y direction before reaching its 
destination [7]. 
Wormhole switching is a well-known technique of 
multiprocessor network[4]. The structure of buffers in 
the wormhole switching is based on flit units that allows 
minimization of the size of buffers; In other words, 
power consumption reducing is caused by flit 
segmentation instead of packet segmentation. 
Deadlock is a critical problem in wormhole switching 
that occurs when one router used by multiple data flows 
which each of them has different destination. By using a 
single buffer for each port in the router structure, one 
data flow behind of another should be waited until the 
area of buffer on related port to becoming empty. 
Virtual channels originally introduced to solve the 
deadlock problem, although and therefore they can be 
used to improve network latency and throughput[8]. 
Assigning multiple virtual paths to the same physical 
channel is the nature of VC flow control. General  
structure of virtual channel is presented in figure2. As 
shown each input port has a physical buffer that divided 
into two virtual channels, it means that instead of one 
channel which can be placed by four flits we can use two 
separated channels that each of them can be managed 
two flits alone. 
 
 
 
Fig.2. virtual channel  
3. PRELIMINARIES 
In this section, we introduce some related concepts ﬁrst.  
The network contention that occurs into network on chip 
communications  can be classified into three types: 
source-based contention, destination-based contention 
and path-based contention[3].  
The source-based contention (figure.3(a)) is appeared 
when two variety traffic flows are distributed from the 
same source on the same link .The destination-based 
contention (figure.3(b))  occurs when two traffic flows 
have the same destination, in this case it is common to 
see a contention on the link which two traffic flows are 
leading to the same destination at the end of the 
considered link. the path-based contention (figure.3(c)) 
occurs when two data flows which come from the 
different sources, and go towards the   different 
destinations contend for the same links somewhere in the 
network, (in other words some links that are common 
between two traffic flows are prone to contention.)  
In the source-based contention, time scheduling method 
for transmission of data can be a good solution for 
avoidance of contention inside of specified source core. 
Similarly, in the destination-based contention, scheduling 
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significant impact on reducing this kind of  contention. 
Unlike two previous methods path-based contention are 
not improved by timing technique, so another methods 
are required for optimizing this contention. 
Network contention issue affects performance, latency 
and communication energy consumption. 
For better explaining the technique proposed in this 
paper, we firstly describe the following definitions: 
Definition: The core graph is a directed graph G(V,P). 
Each vertex v i  ϵ  V indicates a core in communication 
architecture. A directional path p i,j  ϵ P illustrates a 
communication path for data flow from core-source vi to 
the core-destination vj. The weight of pi,j  that is shown 
by W(pi,j) represented the data flow volume (bits) from 
core vi to core vj. . 
 
 
 
 
 
 
 
 
 
 
Fig.3. (a) source-based contention (b) destination-based contention (c) 
path-based contention 
 
Every specific path from core v i to core v j consists of 
some links that demonstrated by L m,n which means a 
directed link from cm to vn ( it is obvious that vm , vn are 
always considered as adjacent cores). As said in 
section… when two or more paths contend at the same 
time for the same link for transferring their data flow, 
path-contention occurs.  α(Li,j) is a parameter used for a 
link from core v i to core v j that shows how many path 
contends simultaneously on accessing to it. 
4. Motivational example 
As a starting point we assume to have an application that 
be mapped onto a 2-D mesh topology. 
the communication between the cores of the NoC are 
exposed by the core graph[9]. The connectivity and link 
bandwidth are presented by the NoC graph. As shown in 
figure.4 general application such as figure.4(a) can be 
mapped (as with any  mapping algorithm) onto  a 2-D  
mesh  topology  with dimension of 4 × 4, to show the 
impact of path-based contention consider the example of 
figure.4(b) which represent a network of switches (cores 
are ignored for simplicity) and several paths onto links 
are shown. 
We apply XY routing and wormhole switching for data 
transmission with 4 flit per packet. As seen in figure.4(c) 
there are content in some paths, for instance five  paths 
have a common link across transmitting their data.  
Each specific path that is under XY routing in the traffic 
pattern shown in Figure.4(c) , composed of some links 
that explain as bellow: 
P0,15 = l0,1 + l1,2 + l2,3 + l3,7 + l7,11 + l11,15  
P1,11 = l1,2 + l2,3 + l3,7 + l7,11  
P7,15 = l7,11 + l11,15  
P6,15 = l6,7 + l7,11 + l11,15  
P5,11 = l5,6 + l6,7 + l7,11  
Notice that Path-contention occurs on the paths that have 
overlapped on the same links. When pi,j  ∩ pp,q ≠ Ø, then 
there would be at least one path contention. we calculate 
the content of α for each link that has path-contention in 
this traffic pattern. 
α(l1,2) = 2, α(l2,3) = 3, α(l3,7) = 2, α(l7,11) = 5, 
α(l11,15) = 3, α(l6,7) = 2 
Node  u5 to node u15 wants to send a packet based on 
XY routing, it goes forward two hops to east (first hop to 
u6 and second hop to u7) and then goes down as two 
hops.  
Similarly, node u1 to sent a packet that allocated to u15 
destination should goes east to delivery to u3, then goes 
down as three hops. Like two previous data flows, the 
packets belong to node u5, u0 and u7 are delivered to 
destinations across some common links. 
As described in the mentioned scenario five flows of data 
can be inferred some paths, in more detailed some links, 
are common, hence these can be prone to content. In this 
example, the link between u7 and u11 has five different 
data flows, as shown in figure.4(c) although It may seen 
that some of  these contention can be appeared as a 
destination-based contention, we address them to path-
based contention in this paper. 
The ratio of path-based to source-based contention and 
the ratio of path-based to destination-based contention 
increase linearly with the network size [3]. therefore in 
this paper we focus to reduce path-based contention  
since this has the most significant impact on the packet 
latency and can be mitigated through the mapping 
process. hence to overcome this problem we proposed 
using virtual channels in this paper. 
 
( a )   ( b )  ( c ) 
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5. Proposed Technique 
In this section we focus on buffer structure as a 
fundamental element of router to reduce contentions. 
using a  single buffer into router structure does not aid 
the contention problem remarkably. Take the case of 
with no virtual channels, flits 0 and 1 will prevent flits 5, 
6 and 7 from advancing until the transmission of flits 0 
and 1 have been completed (figure.5). 
 
 
 
 
Fig.5. (a) router7 without VC (b) router7 with three VCs 
 
In this paper, we propose the use of virtual channels for 
some routers that are placed on the path contention. The 
number of virtual channels for any port of each router 
can be modified. Increasing the number of virtual 
channels has a direct impact on router performance, 
through their effect on the achievable hardware cycle 
time of the router[4]. For example, in u7 we can define 
three VCs for south port, one VC for flits coming from 
north port (u0, u1),one VC for flits coming west port (u5, 
u6) and one single buffer( one VC) for processing 
element port. 
The paths u0￿u15,  u1￿u11, u7￿u15, u5￿u11 and 
u6￿u15 have common links, implicitly there are  
contention pending  these  paths. however,  the flits  of 
u5 and u6 from one virtual channel and on the other hand  
 
 
 
 
 
 
 
 
 
 
 
 
the u0 and u1 flits go through its destination by another 
virtual channel and u7 processing element  has a single 
virtual channel  separately. 
In this paper, we consider 5 flits as a buffer sizing  for 
any port of each router. In the virtual channel allocation 
how many flits we should allocate to each virtual channel  
Based on this assumption there are 5 flits   that should be 
divided between virtual channels proportionally. As an 
illustration, u1 has two virtual channels on output east 
port: one virtual channel is allocated to u0 and another 
belongs to u1 processing element. In this case 
considering to the volume of data can determine the 
number of flits in each virtual channel. The data volume 
of u0 is 910Mb and the data volume of u1 is 512Mb 
(figure.4(a)). Hence, u0 gives 3 flits because of more 
data volume and 2 remaining flits are allocated to u1. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
(a)  (b) 
 
Fig.6. VCs for some routers on path-contention 
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(a)  (b) 
Fig.4. (a) core graph (b) NoC graph (c) mapping 
(c) 
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In this paper we have used HNoC which is developed in 
Omnet++ environment [18] in order to evaluate the 
functionality of Networks-on-Chip[10],[11],[12]. This 
simulator makes it possible to assess different traffic 
patterns with different packet generation rate. However, 
We define 4×4 mesh and 4B as flit sizing.  
We first evaluate our network from the path-based 
contention point of view and routers that encounter with 
this kind of contention are selected. After that, virtual 
channels are allocated to specified ports of these routers 
that path-based contention occurred in them. For the 
various numbers of VCs ranges from 2 to 5, different 
results are achieved from simulation.  
Simulations are conducted to evaluate the end to end 
latency, link utilization and throughput. However, the 
most important achievement is the fact that the end to 
end latency is reduced to 17% by increasing the number 
of virtual channels as seen in figure7. 
 
 
 
 
By modifying the number of VCs the link utilization 
differs. Figure8 show that using 5 VCs has the highest 
link utilization in compared with 2, 3 and 4 VCs. More 
virtual channels lead to more virtual independent path 
between routers hence, the bandwidth of links are 
utilized efficiently. 
Throughput can be defined in a variety of different ways 
depending on the specifics of the implementation[17]. 
We used the definition of throughput based on[17] where 
for massage passing system, TP can be calculated, as 
follows in Eq.(1): 
 
   =
(                       ) ×(              ℎ)
(                   ) ×(           )
               (1) 
 
As shown in figure9 we calculated the number of 
received packets which are equal to (total message)  × 
(message length). In the simulation process, the number 
 
 
 
 
 
of IP blocks has been 16 and the total time is 100 µs. 
Also. according to proposed technique in this paper , the 
number of virtual channels varies from 2 to 5. The TP 
results are obtained from equation 1 can be seen in table 
1. In this table, we observe that  throughput(TP)  is 
slightly higher when using 5 VCs compared to the case 
of without VC. 
 
 
 
 
 
Table.1. throughput for different number of VCs 
Number of VCS  Throughput 
1  0.0032022 
2  0.0035555 
3  0.0038215 
4  0.0040455 
5  0.0041890 
7. Conclusions  
In this paper we have explored the influence  of virtual 
channels in the presence of path contention. In 
application-specific NoC that mapped on any topology , 
path-contention is appeared as a problem. we show that 
selecting the appropriate number of virtual channels 
based on data volume for some specified routers can 
0
200
400
600
800
1000
1 2 3 4 5
e
n
d
 
t
o
 
e
n
d
 
l
a
t
e
n
c
y
number of VCs
0
10
20
30
40
50
60
70
1 2 3 4 5
l
i
n
k
 
u
t
i
l
i
z
a
t
i
o
n
number of VCs
0
500
1000
1500
2000
2500
3000
3500
4000
1 2 3 4 5
n
u
m
b
e
r
 
o
f
 
r
e
c
i
e
v
e
d
 
p
a
c
k
e
t
s
number of VCs
Fig.7. average end to end latency results for different number of VCs 
Fig.8. average link utilization results for different number of VCs 
Fig.9. average number received packets results for different 
number of VCs 
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Simulation has been carried out with a number of  
different virtual channels. the experimental results show 
that by using our proposed method an improvement is 
obtained in  end to end latency, link utilization and 
throughput parameters. 
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